We demonstrate the hybrid integration of an O-band vertical-cavity surfaceemitting laser (VCSEL) onto a silicon photonic chip using a grating coupler that is optimized to simultaneously provide feedback to maintain the single emission polarization and efficient in-plane coupling. The grating coupler was fabricated on silicon-on-insulator using a standard silicon photonics foundry process, and integrated with a commercially available VCSEL. A transparent VCSEL submount was fabricated with femtosecond laser templating and chemical etching to simplify the passive and active alignment steps. A record high VCSEL-to-chip coupling efficiency of -5 dB was obtained at a bias current of 2.5 mA. The slope efficiency and output power are competitive with microcavity hybrid silicon lasers. The results show the feasibility of VCSELs as low threshold current on-chip sources for silicon photonics. 
Introduction
Silicon photonics (SiP) has the potential to satisfy the cost, volume, and integration requirements of photonic integrated circuits (PIC) for a wide range of applications including optical communications, computing, and sensing [1] . Despite rapid developments in this field, laser integration remains a challenge. So far, monolithically integrated lasers on Si using germanium [2] and indium phosphide based quantum dots [3] either have low power efficiencies or require processing steps that are incompatible with conventional Si photonics fabrication. Therefore, hybrid integration has emerged as a more practical approach in the near term. One hybrid integration approach is to bond III-V gain material onto SiP and design hybrid III-V-Si waveguide modes that can be optically amplified [4] [5] [6] . The alignment precision required between the III-V device and features in the SiP is relaxed and the bonding can be done at the wafer-scale. The second approach is to mount pre-processed laser dies onto SiP chips using assemblies, flip-chip bonding, and wire bonding [7, 8] . Although this may require larger die areas and more manufacturing time, it has the major advantage that the lasers can be burnt-in and pretested prior to co-packaging with SiP.
Long-wavelength VCSELs offer a promising path for hybrid integration. Unlike edgeemitting lasers, the optical output position of a VCSEL is less sensitive to the cleaving or dicing conditions. VCSELs have low threshold currents, high direct modulation bandwidths, circular beam profiles, and can be manufactured at high densities [9] [10] [11] . VCSELs have been integrated with SiP using grating couplers (GCs) [12] [13] [14] [15] . However, to the best of our knowledge, the reported lowest VCSEL-to-SiP coupling loss is about -10 dB [14] . The integration of VCSELs onto SiP is challenging due to the low control over the modes and polarization state in generic VCSELs. Even if a VCSEL supports only a fundamental transverse mode, the degenerate linearly polarized (LP) states can lead to polarization switching (PS) [11] . Since SiP devices are polarization sensitive, an unknown input polarization state and PS can lead to high insertion loss.
In this article, we report the hybrid integration of a commercial VCSEL at a wavelength near 1330 nm with a foundry-fabricated SiP chip where a vertical grating coupler (VGC) provided external optical feedback (OF) to maintain the VCSEL polarization state. The VGC was apodized to improve the coupling efficiency without phase-matched power combination [13] or tilted flip-chip bonding [14] . A transparent silica VCSEL submount fabricated by femtosecond laser direct writing simplified the alignment process. The VCSEL polarization was stabilized to the fundamental transverse electric (TE) mode of the SiP waveguide. A record-low VCSEL-to-SiP coupling efficiency of -5 dB at 2.5 mA was demonstrated. The laser output power and efficiency are competitive against other microcavity hybrid lasers.
Design of VGC for VCSEL polarization control
The polarization of the VCSEL emission can be controlled by breaking the transverse symmetry in the device or by introducing polarized OF [11] . Due to the strong birefringence and high index contrast, a Si VGC can be designed to simultaneously provide polarized OF into a VCSEL in the out-of-plane direction and efficient coupling of the VCSEL output into an in-plane waveguide. Figure 1 shows our integration scheme of a SiP chip with a VCSEL using a VGC. The VCSEL output is directed downward to the VGC, which couples a part of the optical power to an in-plane Si waveguide. A compound external cavity consisting of the VGC, buried oxide (BOX) layer, and Si substrate provides OF into the VCSEL. L ext is the length of the external cavity, which we define to be the distance between the VCSEL bottom mirror and the VGC top surface as shown in Fig. 1 . 
Simulation model
To simulate the VCSEL with feedback, we adopt the extremely short external cavity (ESEC) VCSEL model in [11] , which is summarized in the Appendix A.1. This model applies when the round-trip time of photon in the external cavity is much shorter than the photon lifetime of the VCSEL. This condition can be verified by simulating the reflectivities of the ESEC. Briefly, the ESEC model assumes phenomenological rate equations for the two degenerate polarization modes of the VCSEL and includes a coupling term between the intracavity field in the VCSEL and the field in the ESEC to determine the conditions for single-mode TE (electric field parallel to the VGC grooves, in the direction of z-axis of Fig. 1 ), single-mode transverse magnetic (TM), and polarization switching (PS) operation. The OF is modeled by an effective reflection coefficient that accounts for the interference of light in the coupled cavities consisting of the internal cavity of the VCSEL and the external cavity (cladding layer), with an external mirror comprised of the VGC, BOX, and Si substrate. The Si VGC should simultaneously provide efficient coupling (for the TE mode) into an in-plane Si waveguide, and cause the external cavity to provide a higher TE back reflection (in the direction of y-axis of Fig. 1 ) than TM reflection to preferentially maintain TE emission from the VCSEL. The need for a stronger TE-polarized OF into the VCSEL leads to a trade-off in the coupling efficiency into the waveguide.
The effective field amplitude reflection, r eff , as illustrated in Fig. 1 , is a key parameter in the ESEC model. r eff is the summation of the initial reflection of the bottom distributed Bragg reflector (DBR) mirror of the VCSEL and the successive reflections from the lower mirror of external cavity: 
where r 2 TE, TM (t 2 TE, TM ) and r 2 ' TE, TM (t 2 ' TE, TM ) are the field amplitude reflection (transmission) coefficients of the DBR bottom mirror of the VCSEL for light incident from the side of the laser cavity and from the side of the oxide cladding, respectively. β TE, TM is the propagation constant in the cladding. r f TE, TM is the field amplitude reflection coefficient of the lower mirror of the external cavity looking from the cladding. The coupling efficiency for TE (TM) light in the coupled cavities is represented by κ LL TE (TM) (2pL ext ) term in Eq.
(1). The coupling between the z-polarized (in TE direction) internal field (E z1 ) that has been reflected at the bottom DBR mirror of VCSEL and the z-polarized field that has made p round-trips within the cladding (E z2 ) is given as * 1 2 aperture area ( ) ( , , ) ( , , ) .
The wave propagates along y-axis and the aperture plane is in x-z plane as shown in Fig. 1 Table 1 . Generic values for VCSELs have been used where manufacturer values were not available. To model the VCSEL on SiP, the reflectivity of the lower mirror (r f TE, TM ) of the ESEC was substituted with the back-reflection of a Gaussian beam incident on the VCG computed using the twodimensional finite difference time domain (2D-FDTD) method. The SiP stack was included in the simulation. The VCSEL had a divergence angle (θ) of 5º [9, 10] for the Gaussian field. The Gaussian beam was launched at the normal incidence (along -y in Fig. 1 ) to the VGC from the top of the cladding layer. In our design, the VCSEL and the VGC were mounted in near contact, separated by the thin cladding layer such that VCSEL beam diameter has not diverged significantly, which aids in the coupling efficiency.
To optimize for the coupling efficiency, the gratings were apodized by dividing the VGC into a periodic part characterized by a duty cycle, DC p , and period, Λ p , and an aperiodic part with N grating tooth-groove pairs (Fig. 1) . Particle swarm optimization (PSO) was utilized to search for the VGC designs with the highest VCSEL-to-SiP in-plane coupling efficiency for the TE polarization while maintaining a higher TE back reflectivity than for the TM polarization. As a higher OF (higher r f ) leads to a stronger dependence of the onset current of PS on L ext [11] , the external cavity can be used to control polarization of the VCSEL. The layer thicknesses were fixed by the SiP foundry process. The top Si layer was 300 nm thick; the partial etch depth was 150 nm thick; the BOX layer was 800 nm thick; and the oxide cladding was 250 nm thick. The SiP was designed for an operation wavelength near 1330 nm to match the VCSEL used in the experiment. 
Simulation results
The PSO resulted in an optimal VGC design having Λ p =473 nm, and DC p = 36.8 % with a repetition of 40 periods. The apodized gratings had two tooth-groove pairs (N=2), with widths of the first and second teeth of T 1 = 178 nm and T 2 = 150 nm, and the first and second groove widths of W 1 = 299 nm and W 2 = 100 nm as shown in Fig. 1 . The optimized VCSEL emission center position was 6.41 μm away from the start of the Si waveguide along x-axis. Figure 2(a) shows the computed back reflectivity, which is defined as the fraction of VCSEL power that is returned, upward propagating (+y direction) at the VGC top surface. The in-plane coupling efficiency into the fundamental TE mode of the Si waveguide is -3.5 dB at 1331.3 nm as shown in Fig. 2(b) . At this wavelength, the back reflectivities are -4.5 dB and -6.5 dB for the TE and TM polarizations, respectively; and the coupling efficiency remains higher than -5 dB even when the period varies between 472 nm and 482 nm as shown in Fig. 2(c) . The narrow optical bandwidth is a physical limitation of the VGC due to the blazed grating diffraction effect [16] . Since the VCSEL wavelength accuracy could be guaranteed to within ± 2 nm [9, 10], our design took the in-plane coupling efficiency a priority over the optical bandwidth. As shown in Fig. 2(d) , the lateral (along x-axis) alignment tolerance of source over the VGC is ± 5.1 μm to maintain a coupling efficiency > -5 dB. The combination of the back reflectivity, VCSEL parameters (Table 1 ) and the SiP stack (Fig. 1) confirms the validity of the ESEC model. The round-trip time of photon in the external cavity is about 2.4 fs, which is much shorter than the VCSEL photon lifetime (τ p ) of about 4 ps calculated by Eq. A.5. Fig. 3(c) and with an ESEC in Fig. 3(d) . The simulations assume that the VCSEL is polarization degenerate (refractive index, g 0 and dg/dJ are the same for TE and TM polarizations) in order to demonstrate the effect of the ESEC.
Without the OF from ESEC (r f = 0), the I th is 0.61 mA and the slope efficiency is 0.24 mW/mA as shown in Fig. 3(a) . The PS occurs at threshold (I th ) as shown in Fig. 3(a) and (c) . With the polarized OF (r f TE ≠ r f TM ) from the ESEC, the PS occurs at currents > 6.9 mA as shown in Fig. 3(b) . The slope efficiency (0.22 mW/mA) and threshold current (0.64 mA) are similar to the case without the ESEC. As shown in Fig. 3(d) , the VCSEL emits a single TE polarization with 350 nm tolerance of Lext at bias currents < 6.9 mA, which corresponds to I/I th of 10.8. When Lext is between 437 nm and 500 nm, the VCSEL emission is TM polarized for bias currents less than 15 mA, which is the maximum working current of the VCSEL used in the experiment [9, 10] . Thus, the simulation shows that the ESEC (VGC) can robustly and flexibly set the VCSEL emission polarization.
In practice, the onset current of PS will be lower than the simulated value because the differential gain (g) and dg/dJ are slightly anisotropic due to the asymmetry resultant from stresses during epitaxial layer growth and device fabrication as well as birefringence of the semiconductor. Moreover, the gain compression coefficients may be different from the assumed values, which would also change the onset current of PS. 
SiP fabrication and VCSEL assembly
The SiP chip was fabricated at CEA-Leti via a foundry process on an 8-inch silicon-oninsulator (SOI) wafer. Devices were patterned by 193 nm deep-UV lithography, followed by the dry etching. A 250 nm SiO 2 cladding layer was deposited on top of the Si layer. Alignment marks in the top Si layer were designed to assist with the positioning of the VCSEL to the VGC as shown in Fig. 4(a) . The VGC footprint was 12×18 μm 2 . The VCSELs (RayCan) provided both anode and cathode contacts on the side opposite from the light emission surface [9, 10]. The VCSEL die with size of 450×250×150 μm 3 as shown in Fig. 4(b) was precisely aligned with a novel transparent submount prior to bonding. The submount was fabricated by three-dimensional scanning of a tightly focused femtosecond laser (522 nm frequency doubled fiber IMRA America μJewel D-400-VR) to form a nanograting-template inside of a 250 μm thick silica plate and followed with chemical etching with 5% hydrofluoric acid [17] to open a through-hole for access to the anode and cathode contacts with needle probes. The transparent submount further facilitated direct viewing of the SiP chip alignment marks which were aligned to matching marks (<10 μm wide by 50 μm in depth) also formed on the submount top surface and thus offered precise VCSEL to VGC positioning to around ±3 μm. The VCSEL submount was diced to 0.8×0.8 mm 2 area and is shown with through-hole and alignment marks, positioned over the SiP chip in Fig. 4(c) .
The VCSEL die was first placed on a copper stage as shown in Fig. 4(d) . Silver conductive epoxy (Epo-Tek H20E) was applied to the bonding pad of the VCSEL, which was aligned to the submount. The epoxy was cured by elevating the temperature of the copper stage to 90 ºC and curing for three hours. Then the transparent submount was placed on top of the SiP chip to place the VCSEL output surface in contact with the cladding layer through a thin layer of UV curable epoxy (NOA 87) as shown in Fig. 4(e) . The size of the through-hole of the submount was finely matched with the probe tip diameter such that the VCSEL could be positioned by moving the probes when in contact with the VCSEL bias pads. The bare VCSEL chip emitted light in the quasi-TE polarization. A passive alignment step first used the alignment marks on the submount and SiP to position the VCSEL polarization axis to the VGC, was then followed by an active alignment step that maximized the output power of the GC, prior to bonding by UV curing of the epoxy. 
Measurements
A schematic of the integrated assembly and measurement arrangement is shown in Fig. 4(f) . The VGC coupled the VCSEL emission to an in-plane SiP waveguide. The optical output of the chip was collected through a TE grating coupler (GC) (from the CEA-Leti process design kit) with peak coupling efficiency near 1330 nm for coupling into a standard single-mode fiber with an 8º tilt angle. The output light was sent to an optical power meter and an optical spectrum analyzer. A sourcemeter was used to bias the VCSEL via electrical probing.
The light-current-voltage (L-I-V) and spectrum of the VCSEL on SiP chip at continuouswave operation were measured at room temperature (24.5 ºC) without thermal control. Before UV bonding onto the SiP chip, the VCSEL on submount had a slope efficiency of 0.24 mW/mA and a threshold current of 0.65 mA as shown by the black curve in Fig. 5(a) . This is in good agreement with the simulation shown in Fig. 3(a) . After integration and calibrating for the external test system loss, the on-chip slope efficiency was degraded to about 64 μW/mA near 2 mA and the threshold current was 0.7 mA as shown by the red curve in Fig. 5(a) . The measured coupling efficiency from the VCSEL to the SiP chip was > -5 dB for bias currents < 2.5 mA as shown in Fig. 5(b) . Figure 5(a) shows the VCSEL to exhibit PS when the current exceeds 3.7 mA. The observed values for I th , the onset current for PS and slope efficiency agreed well with the simulation shown in Fig. 3(b) . The difference in the onset current of PS between the simulated result (6.9 mA) and the measured value (3.7 mA) may arise from the polarization dependence of the gain as discussed in Section 2.2. For example, the ESEC simulation assuming dg/dJ for TM polarized light is twice that of the TE polarization shows the PS onset is reduced to ~3.5 mA. Another factor that could contribute to the difference in the PS onset current is the limited thermal dissipation of the setup.
The VCSEL output polarization states were monitored with an InGaAs camera through a free-space polarization analyzer from the top of the assembly. TE corresponded to case when the polarization analyzer axis for maximum transmission was parallel to the VGC grooves, and TM corresponded to the orthogonal arrangement. Two camera images shown in Fig. 5(c) were recorded at a VCSEL bias of 2 mA. Spatial integration of the images over a 1 × 1 mm 2 area centered at the VCSEL shows that the TE intensity was about 100 times higher than the TM intensity in the normal working current range (0.8~3 mA). The results show that the VCSEL emission was dominated by a single TE polarization. The on-chip VCSEL spectrum at various bias currents is shown in Fig. 5(d) . The side-mode suppression ratio (SMSR) was 49 dB at a wavelength of 1333.1 nm at 2.76 mA. The wavelength shift was 0.62 nm/mA for currents < 3.5 mA. 
Discussion
The integrated VCSEL-on-SiP presented in this work has demonstrated the highest coupling efficiency, highest slope efficiency, and lowest current threshold compared to previous integrated VCSEL-on-SiP assemblies as summarized in Table 2 [14, 15] . This high efficiency was enabled by the polarization maintenance and in-plane coupling provided with an optimally designed VGC. A key benefit in our design is the absence of any additional components or features, such as microprisms and tilted bond angles to assist with coupling efficiency. The PS was observed at a moderately low current of 3.7 mA (5.3I th ), which may potentially be increased with further integration of heat sink. For comparison, when a similar VSECL was bonded onto a thin copper strip in a separate assembly (not shown), almost 300 times higher thermal conductivity was expected than in the case of the present silica submount. Although the observed coupling efficiency was lower (-8 dB at 2.5 mA), PS did not occur until the drive current exceeded 4.9 mA, promising a larger working current range for single TE polarization operation in the future. Table 2 also shows the present VCSEL-on-SiP design to be a favorable low threshold current laser alternative to hybrid Si microcavities [5, 6] and VCSELs with Si high index contrast gratings [12] . As summarized in the last three columns in Table 2 , the on-chip output power, slope efficiency, and SMSR of our VCSEL-on-SiP are competitive with high index contrast grating VCSELs, as well as hybrid-Si microring and microdisk lasers. ▲: VCSEL was flip-chip bonded with a tilted angle; †: using a laser-fabricated microprism; ▼: high index-contrast grating (HCG) fabricated by electron-beam lithography on SOI; * R: radius of microcavity
Conclusion
In summary, we have demonstrated the VCSEL integration with a SiP chip using a specially designed vertical grating coupler that simultaneously provided optical feedback to the VCSEL and efficient in-plane coupling. The on-chip coupling loss was reduced at the cost of optical bandwidth with an apodized grating design, but without disadvantage when the laser wavelength was known a priori. A transparent submount was introduced for the VCSEL to simplify the passive and active alignment. In future work, a heat sink may be integrated with the submount to overcome low thermal conductivity, and further improve the slope efficiency and polarization stability. Because no additional optical components or features are required, our VCSEL-on-SiP integration approach has a small footprint. This approach combines the flexibility of SiP with known-good lasers, and can be scaled to higher power surface emitting lasers as well as other SiP platforms incorporating silicon nitride on silicon [18] .
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